EVAL-AD7323CB【PDF 32/36 页】500 kSPS, 4-Channel, Software-Selectable

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录362800

28页 29页 30页 31页 [32页]33页 34页 35页 36页

AD7323

SERIAL INTERFACE

Figure 51 shows the timing diagram for the serial interface of

the AD7323. The serial clock applied to the SCLK pin provides

the conversion clock and controls the transfer of information to

and from the AD7323 during a conversion.

Rev. 0 | Page 32 of 36

The CS signal initiates the data transfer and the conversion

process. The falling edge of CS puts the track-and-hold into

hold mode and takes the bus out of three-state. Then the analog

input signal is sampled. Once the conversion is initiated, it

requires 16 SCLK cycles to complete.

The track-and-hold goes back into track mode on the 14

SCLK

rising edge. On the 16

SCLK falling edge, the DOUT line returns

to three-state. If the rising edge of CS occurs before 16 SCLK

cycles have elapsed, the conversion is terminated, and the

DOUT line returns to three-state. Depending on where the CS

signal is brought high, the addressed register may be updated.

Data is clocked into the AD7323 on the SCLK falling edge. The

three MSBs on the DIN line are decoded to select which register

is being addressed. The control register is a 12-bit register. If the

control register is addressed by the three MSBs, the data on the

DIN line is loaded into the control on the 15

SCLK falling

edge. If the sequence register or the range register is addressed,

the data on the DIN line is loaded into the addressed register on

the 11

SCLK falling edge.

Conversion data is clocked out of the AD7323 on each SCLK

falling edge. Data on the DOUT line consists of a ZERO bit, two

channel identifier bits, a sign bit, and a 12-bit conversion result.

The channel identifier bits are used to indicate which channel

corresponds to the conversion result. The ZERO bit is clocked

out on the CS falling edge, and the ADD1 bit is clocked out on

the first SCLK falling edge.

ADD1

WRITE

REG

SEL1

REG

SEL2

LSB

MSB

ADD0

SIGN

DB11

DB10

DB2

DB1

DB0

QUIET

CONVERT

SCLK

DOUT

THREE-

STATE

THREE-STATE

DIN

ZERO

2 IDENTIFICATION BITS

CARE

Figure 51. Serial Interface Timing Diagram (Control Register Write)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式